The KM3NeT research infrastructure being built at the bottom of the Mediterranean Sea will host water-Cherenkov telescopes for the detection of cosmic neutrinos. The neutrino telescopes will consist of large volume three-dimensional grids of optical modules to detect the Cherenkov light from charged particles produced by neutrino-induced interactions. Each optical module houses 31 3-inch photomultiplier tubes, instrumentation for calibration of the photomultiplier signal and positioning of the optical module and all associated electronics boards. By design, the total electrical power consumption of an optical module has been capped at seven watts. This paper presents an overview of the front-end and readout electronics system inside the optical module, which has been designed for a 1 ns synchronization between the clocks of all optical modules in the grid during a life time of at least 20 years.
Introduction
KM3NeT is a European research facility being built at the bottom of the Mediterranean Sea. It will host the future large volume ARCA and ORCA neutrino telescopes. The ARCA telescope (Astroparticle Research with Cosmics in the Abyss), a cubic kilometer scale detector mainly dedicated to the detection of high energy neutrinos of astrophysical origin, is being installed at a site located offshore the coast of Sicily, Italy, at an approximate depth of 3500 m. The detector of the ORCA telescope (Oscillation Research with Cosmics in the Abyss), located at a depth of about 2400 m offshore Toulon, France, will be optimised for the detection of lower energy neutrinos to allow for the study of fundamental properties of neutrinos. ARCA and ORCA share the same detector technologies. 1 Cherenkov light produced by neutrino-induced charged particles will be DOMs, uniformly distributed along a vertical slender structure, form a Detection Unit (DU). The
DOMs are hold into place by means of two thin ropes. The DU is anchored on the seabed and kept in a close to vertical position by a submerged buoy at its top. An electro-optical backbone cable, with breakouts at each DOM, runs along the full DU length providing connection for power feeding and data transmission.
In each DOM, the 31 PMTs are organized in five rings of six PMTs, plus a single one at the bottom pointing downward ( Figure 2 ). The PMTs are kept in place by a 3-D printed support structure. The lower and the upper hemisphere of the module contain 19 and 12 PMTs, respectively. In the upper hemisphere, a mushroom-shape aluminum structure provides support to the electronic boards of the DOM. The top surface of the mushroom cap is glued to the glass sphere in order to provide heat dissipation to the seawater. Fixed to the mushroom cap is the Power Board, which provides all the DC voltages needed by the electronics. This board will be described in Section 3.
The Central Logic Board (CLB), which contains a Field Programmable Gate Array (FPGA), is directly connected to the Power Board. In the FPGA, the Intellectual Property (IP) cores that capture the PMT generated signals are embedded. Also embedded in the FPGA is an implementation of the White Rabbit (WR), 15 a fully deterministic Ethernet-based timing protocol which provides both data transmission and accurate timing. The WR technology allows for a synchronization of the clocks of all CLBs in the telescope at nanosecond precision. The description of the CLB is presented in Section 2. In Section 4, the PMT base board, which generates and adjusts the High
Voltage (HV) supply of the PMT and converts the analog signals generated by the PMTs to Low
Voltage Differential Signaling (LVDS) is described. Two Signal Collection Boards (SCBs), one for each DOM hemisphere, connect the CLB with the PMTs allowing for command and data signal transfer. The SCB is described in Section 5.
The light detected by a PMT is converted into an electrical pulse. When this electrical pulse surpasses a predetermined threshold, the PMT base board sets its LVDS output. This output is reset when the electrical pulse goes below the threshold. DU anchor hosts a base module equipped with a wet-mateable jumper to connect the DU to the seafloor network. The full chain of readout electronics was successfully qualified in a prototype DU of three DOMs deployed at the Italian KM3NeT site in May 2014 and operated more than one year. 5 Mass-produced electronics is operational in full-size deployed DUs with 18 DOMs, 6 thus demonstrating its reliability. Figure 3 provides a block diagram of the different DOM electronics boards and their interconnections. The power consumption of the DOM is discussed in Section 6 and the reliability studies performed on the DOM electronics boards are presented in Section 7. Finally, a conclusion is given about the front-end and readout electronics system in light of the design goals set out by the KM3NeT Collaboration.
The Central Logic Board
The DOM CLB 7, 8 ceives and distributes these signals to the CLB, where they are digitized with a resolution of one nanosecond by TDCs running in the FPGA programmable logic. After being organized and timestamped in the CLB, the TDC data are transferred to the onshore station for further processing and storage. The CLB board also houses a compass/tiltmeter, three temperature sensors and a humidity sensor. In addition, it provides a connection for a LED flasher, called Nanobeacon. 19 Also, a piezo sensor is connected to the CLB via the SCB that serves the lower hemisphere.
The control of the CLB is achieved by means of custom software which runs in a LatticeMico32
(LM32) 9 soft-processor operating in the programmable logic of the CLB FPGA.
In the next subsections the hardware, firmware and software of the CLB are described.
Central Logic Board hardware
The CLB Printed Circuit Board (PCB) comprises twelve layers: six of them are dedicated to signals, two of them to power planes while the remaining four layers are ground. The ground layers surround the power planes in order to reduce the Electro-Magnetic Interferences (EMI) from the power layers on the signal layers and to improve the signal integrity. 10 For the same 
CLB firmware
The readout logic of the DOM runs in the programmable fabric of the FPGA. A block diagram of the readout logic is shown in Figure 5 . Its main blocks are:
• The LM32 soft-processor running the control and monitoring software for the CLB.
• The White Rabbit PTP Core (WRPC) (Precision Time Protocol (PTP)), which implements the WR protocol.
• The TDCs, which digitize and time-stamp the PMT signals arriving at the CLB. • The state machine and IPMux cores, which collect the TDC data from the PMTs, Audio
Engineering Society version 3 (AES3) data from the piezo sensor and the monitoring data from the LM32, and dispatch them over Ethernet to the onshore station.
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• The multiboot core, which allows safe remote reconfiguration of the FPGA firmware.
• The different control cores for the instrumentation. ters. In addition, the LM32 CPU is also used in the WRPC, easing the integration and reducing the design complexity. The CPU runs at 62.5 MHz, and has 128 kB of combined program and data Fig 7: ToT distribution from one DOM of a KM3NeT DU. All the channels have been calibrated in order to harmonise the ToT data arriving from different PMTs RAM. Moreover, the wishbone bus also connects to the KM3NeT specific programmable logic cores, such that the LM32 can control and monitor the peripherals, which are discussed in the next sections.
White Rabbit PTP core
The WRPC is an enhanced Ethernet Media Access Controller (MAC), embedded in the CLB FPGA programmable logic. Apart from transferring data, as a regular Ethernet MAC does, the WR protocol synchronizes all CLB clocks in the detector. The protocol is based on the Synchronous Ethernet (SyncE) and PTP standards. 14 The WRPC synchronizes the CLB through the same optical link that is used for data transmission. The global time of the WR network is provided by the WR master switch located onshore, which is synchronized to a Global Positioning System (GPS)
receiver. The WRPC IP core synchronizes with the WR master switch and provides a register with the Coordinated Universal Time (UTC), which is used by the rest of the CLB firmware. It also outputs a Pulse Per Second (PPS) signal, which rising edge occurs precisely at the second transition. In order to qualify the stability of the synchronization at the CLB, the skew between the PPS of the CLB and the PPS of a WR switch has been measured at the laboratory using a 50 km optical fiber connection. The skew has a Gaussian distribution with 22 ps standard deviation ( Figure 6 ).
State machine
The data acquisition is organized in consecutive frames with a period of typically 100 ms, called timeslices. The state machine core orchestrates the data acquisition for the CLB. Firstly, it is responsible for generating the periodic start of the timeslice signal. This signal is synchronized to the start of a UTC second and repeat at the start of every period. All data acquiring IP cores synchronize their acquisition to this start timeslice signal, and all acquired data are sectioned and timestamped relative to it. Secondly, the state machine is responsible for gathering the acquired data, and merging the UTC time of the timeslice start signal, called the super time, to the acquired data. By combining the relative timeslice time and the super time, the UTC time for all acquired data can be resolved by the onshore Data Acquisition System (DAQ). Once the acquired data are ready, the last responsibility of the state machine is to package the data to be dispatched towards the User Datagram Protocol (UDP) packet generator (IPMux). The data are portioned into frames such that they will fit within the payload of a UDP jumbo packet. A frame header containing metadata, such as the stream identifier or the run number, is also prepared.
Time to Digital Converter
The The information of the sampling is organized by the TDCs, where the arrival time and the pulse length are coded. As all other CLB IP cores connected to the LM32 soft CPU, the TDC core is controlled by the LM32 itself, allowing for enabling/disabling any of the 31 TDC channels.
The TDCs implement the High Rate Veto (HRV) and Multihit features. The HRV limits the total number of acquired hits in a timeslice. If the number of events in a TDC channel surpasses a predetermined threshold, the acquisition is stopped in that channel until the start of the next timeslice. In this way, it is possible to limit the amount of data sent onshore, preventing the blockage of the data acquisition. The Multihit option allows to expand the range of the TDCs, limited by the ToT codification of eight bits. If this option is active, then the hits with a ToT longer than 255 ns are coded as two or more consecutive events.
Acoustic readout
The CLB also includes a core for the readout of the acoustic piezo sensor, 16 one of the positioning instrumentation devices installed in the DOM. This core reads out the acoustic piezo channel data and timestamps it with respect to the WRPC time. In addition, it generates from the raw acoustic data an AES3 formatted stream, which is dispatched to the state machine.
IPMux
The packets created by the state machine are sent to one of the input ports of the IPMux, an IP/UDP packet buffer stream selector. The IPMux has different input ports for each data sources.
For each packet received from the state machine a UDP header is added. By using the Ethernet jumbo frames, a maximum transfer unit of 9014 bytes per frame is possible, consequently reducing protocol overhead significantly when the channel is fully occupied.
The IPMux receives also data from TDCs, the acoustic readout, the monitoring and the slow control LM32 channels. All of them are aggregated on the IPMux and transferred to the WRPC endpoint, where they are routed through the White Rabbit core and sent onshore. Once they arrive to shore, it is possible to discriminate any of the sources of the IPMux (optical, acoustic and monitoring channel) by the port number.
Monitoring channel
The monitoring channel enables transmission of metadata synchronous with the TDC and AES3 channels. However, unlike the TDC and AES3, the monitoring channel is not data driven, and produces only one packet of content at the timeslice start signal. The header of the packet provides information regarding the TDC First-In First-Out Buffer (FIFO). The monitoring packet consists of two parts. The first part is delivered by programmable logic, containing additional summary information concerning the TDC channel, such as the actual number of hits per channel. The content of the second part is software defined. At initialization, the programmable logic is provided with a pointer to a software defined structure. For each timelice, the content of this structure is combined before dispatching to the state machine.
The software provides additional information such as the latest reading from the compass and tilt sensor. Also information about the state of the buffers and other system information is inserted into this packet.
Multiboot core
On startup, the FPGA configures itself by loading the first valid image it finds while scanning the SPI flash memory. Up to four images can be stored in the flash memory at subsequent memory locations, reserving the memory regions above those images for storage of settings and logging. The multiboot gives access to the internal Xilinx specific ICAP2 hard-IP block, which allows software initiated reconfiguration of the FPGA at any memory offset. The multiboot is an essential part of the two-stage startup sequence used for fail-safe startup of the CLB. The multiboot mechanism is described in 2.3.3.
CLB embedded software
The FPGA contains two LM32 processors, the WRPC LM32 and the second LM32. Both run a separate software stack. The WRPC LM32 software was developed by the White Rabbit Collabo- ration, 17 but it has been adapted to the KM3NeT network topology. The second LM32 controls the DOM. The software has been developed by the KM3NeT Collaboration from scratch and designed as control software for the KM3NeT detector. The latter software is discussed in the following sections.
Main tasks
The KM3NeT embedded software handles the following tasks:
• Initializing, controlling and monitoring hardware.
• Executing commands issued from the onshore station.
• Sending diagnostic information back to shore.
• Applying firmware updates.
A representation of the hardware directly coupled to the second LM32 is shown in Figure 9 .
Most of the components inside the dashed line are programmable logic cores, including the CPUs. The hardware devices lie outside the dashed line boundary. Almost all cores are mapped into the memory space of the LM32. The embedded software reads from or writes to specific memory locations, depending on the device addressed. Outside the dashed lines in Figure 9 , the hardware is controlled through external Integrated Circuit (IC) buses like I 2 C or SPI. The interfaces require an additional layer of drivers to communicate with these devices.
Application

Software generalities
The software running in the CPU is primarily coded in C, but some bootstrap and interrupt handling code has been written in LM32 assembly. There is no preemptive embedded operating system, but just a simple kernel capable of executing different tasks in a collaborative fashion. The layered structure of the main modules of the software stack is shown in Figure 10 .
The Common layer contains functions and objects used throughout the software. They are not specific to the LM32 platform and could be compiled for any architecture. For example, the logging facilities are placed in this layer. The Platform layer contains all the code required to control the LM32 and all the connected hardware. It consists of hardware control, OS-like services and the network stack. It does not contain application functionality, but it provides convenient functions for the application layer to control and monitor the hardware. Finally, the Application layer contains the high-level functionality of the software. It interprets and executes remote commands, configures and monitors the hardware and implements the software state machine.
Firmware update and multiboot
As explained in subsection 2.2.8, the embedded software has, through the multiboot core, the capability of configuring the FPGA from any image located in the serial flash. For the CLB, the flash may contain up to four separate configuration images, starting at address 0 with the startup image, also known as the golden image. The subsequent image is the runtime image, then follow two possible backup images, or test images. After this, the space is reserved for settings and persistent logging. The remaining area of the flash is reserved for storing custom debug and diagnostic information. The complete flash layout is shown in Figure 11 .
The golden image is a special image with minimal hardware initialization. The memory region occupied by the golden image is protected from accidental overwrite by write protection feature part of the flash controller. The golden image will start by default a pre-selected image, usually the runtime image, 30 s after a network connection has been established. In exceptional conditions, the startup procedure can be aborted from shore in the 30 s window. The golden image also provides access to diagnostic and recovery features. Each image on the flash can be updated by remote, including the golden image. However, the latter is an exceptional case and should be avoided. To deal with such cases, a precise and safe procedure has been prepared, which safeguards against accidental loss of CLB due to lack of valid images in the flash. The procedure requires that at least one valid image is always present in the serial flash, even during update.
Power Board
The Power Board, 18 shown in Figure 12 provides power to the CLB and the full DOM. The schematic view of the Power Board functionality is shown in Figure 13 Power Board uses high efficiency DC/DC converters in order to minimize the power consumption in the DOM. The efficiencies of these DC/DC converters are listed in Table 1 .
In order to protect the sensitive electronics inside the DOM from the interferences by the high frequency noise produced by the DC/DC converters, the Power Board is located in the shielded part of the cooling mushroom. The chosen location provides also a better cooling of the Power Board. The location of the Power Board in the DOM is shown in Figure 2 .
Power startup
One of the functions of the Power Board is to provide a proper voltage startup sequence to the FPGA. For this purpose, a sequencer has been implemented in the Power Board in order to provide the needed sequence of voltages. 20 The sequence of voltages generated by the Power Board is shown in Figure 14 . when the input value drops below 9.5 V. In this way, fluctuations in the Power Board regulators are avoided at the start point of the input voltage.
Photomultiplier Base
The PMT base board 21 (see Figure 15 ) takes care of both the generation of the HV supplied to the PMT and the digitization of the PMT signal. Before being digitized, the PMT signal is amplified by a pre-amplifier built in the PMT base. One of the main components of the PMT base is a comparator, which provides a logical high signal when the PMT output is over the comparator threshold -set through I 2 C-. The duration of the primary signal (ToT) provided by the PMT bases is accurately measured by the CLB TDCs. Apart from the logical signal, the PMT base outputs also the amplified analogue PMT signal, which is only used for testing. The 31 PMT base boards are connected to the SCB by flexible PCB. The HV, which is remotely configurable through I 2 C, is independently generated in each PMT base. This allows for tuning the gain of individual PMTs in order to equalize cross-PMT photon response. The HV value can be adjusted remotely, from −800 to −1400 V. Figure 16 shows a diagram of the PMT base board with its main components.
Photomultiplier Base ASICs
In order to reduce the space occupied by the PMT base, as well as its cost and power consumption, two Application Specific Integrated Circuits (ASICs) have been developed. 22 As the DOM is not critical as it is used by I 2 C interface, whose bus operates at 250 kHz. The PROMiS ASIC also includes an I 2 C slave and One Time Programmable (OTP) memory block. In Figure 17 the block diagram of the PROMiS ASIC, including its digital part, is shown. In order to save power, it is possible to shut off the clock via an enable/disable signal. The ASIC also provides the possibility to test the analog chain via I 2 C as well as to switch on and off the HV circuit.
CoCo -Cockroft Walton multiplier feedback control ASIC
The CoCo ASIC (see block diagram in Figure 18 ) controls the autotransformer of the PMT base.
The autotransformer, which has a ratio of 1:12, couples the 3. series of pulses to the switch that is managing the autotransformer. The characteristic pulse width is 6.5 µs and its frequency, which determines the HV, changes according to the HV feedback. The HV feedback voltage is used for charging (or discharging) a capacitor. The value of the capacitor, loaded by the current of the HV feedback, sets the frequency. The triangular wave created by the charge and discharge of the capacitor is also used for generating internal clocks. Another function of the HV feedback is to avoid the autotransformer saturation in case of short circuit.
The relation between the PMT DAC value and the actual produced HV is shown in Figure 19 .
The relation between the DAC value and the output voltage can be derived from the PMT base HV circuit and is given by 
The Signal Collection Board
The PMT base generated LVDS signals are collected on a hub board, called the SCB. The main function of the SCB is to transfer the signals from the PMT base to the TDCs embedded in the CLB. The SCB also transfers the I 2 C command signals from the CLB to the PMT bases, in order to monitor and control the PMTs. Each DOM comprises two SCBs, one large and one small (Figure 20a) . Figure 20b shows one SCB connected to the PMT bases in half a DOM. The architecture of the SCB consists of the following parts:
• Backplane connector to the CLB.
• Xilinx Coolrunner Complex Programmable Logic Device (CPLD).
• I 2 C multiplexer.
• Current limit switches.
• PMT channels: 19 in the large SCB and 12 in the small SCB.
• One piezo connector (only in the large SCB).
LVDS signaling, as used between the PMT base and the CLB, is not susceptible to cross-talk due to the fact that the two signal lines of the LVDS are electrically tightly coupled with matched impedance throughout the complete route from the PMT base to the CLB. The signal that can be coupled into the LVDS line will be coupled into both signal lines at the same time. Because of this, the distortion becomes common mode and will not affect the signal integrity. For each PMT, a resettable fuse IC, integrated on the SCB, protects individual PMTs and the CLB from short circuit or excesive current draw. For control and monitoring of the SCB, a CPLD, accessible through I 2 C, has been added. The CPLD allows for reading and resetting the current sensors and disabling the PMT base digital clock to eliminate possible interferences from this clock on the PMT signals.
The acoustic piezo sensor is also connected to the CLB via the large SCB. As in the case of the PMTs, the SCB supplies the piezo with the needed voltage and transfers the acquired data from the piezo sensor to the CLB. The piezo does not feature a control interface.
The large SCB has 19 equal channels (see Figure 21) . The LVDS signals and the 5 V needed to supply the acoustic piezo sensor are connected from the backplane connector to the piezo connector. channels and three spare channels.
DOM Power budget
The power consumption breakdown of the most consuming DOM electronics boards is shown in Table 4 . The component of the DOM with the highest power consumption is the CLB. Inside the CLB, the FPGA and the SFP are the main power consumers, followed by the clock conditioner and the Nanobeacon. The Nanobeacon is only operated when a calibration run is performed, typically a few minutes once a week.
The SCB consumption is negligible and the 31 PMT bases add up to a total of 1 W. The Power Board, mainly because of the DC/DC converter losses, accounts for 10.2% of the total DOM power consumption. In total, the power consumption of the DOM is around 7 W when fully operational.
Keeping low the power drain is important both for keeping the overall consumption of the detector low and minimizing the heat production. Once the FIT is obtained, it is possible to calculate the probability of failure in a given time as
, being R(t) the probability of a system to be still operational over a time period t. R(t) = e −λt , λ being the board FIT value and t the time period duration in hours.
The results obtained for the DOM electronics boards are presented in Table 5 . To fully quantify the reliability of the boards, it is necessary to evaluate each subsystem included in order to exclude, from the total FIT, those subsystems that are not critical or do not affect the overall performance of the detector in case of failure. The evaluation is called the Failure Mode, Effects, and Criticality Analysis (FMECA). In the case of the Power Board FMECA analysis has shown that the failure of the Nanobeacon and piezo power supplies has no impact in the overall physics performances of the KM3NeT detector, because there is enough redundancy. The results obtained by the FIDES method show that the electronics boards in the DOM comply with the quality levels required by the KM3NeT Collaboration. 25 
Conclusions
In this paper, the electronics front-end and readout system of the KM3NeT telescopes has been 
